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We revise the possibility of having an amplified surface potential in ferroelectric field-effect
transistors pointed out by S. Salahuddin and S. Datta, Nano Lett. 8, 405 2008. We show that
the negative-capacitance regime that allows for such amplification is actually bounded by the
appearance of multidomain ferroelectricity. This imposes a severe limit to the maximum step-up of
the surface potential obtainable in the device. We indicate new device design rules taking into
account this scenario. © 2010 American Institute of Physics. doi:10.1063/1.3494533
The operation of field-effect transistors FETs generates
a heat whose dissipation imposes severe restrictions to the
miniaturization of integrated circuits. The lowering of the
FET operating voltage is therefore highly desirable, which
has to be accompanied with a reduction in the threshold volt-
age to maintain performances. This, however, implies the
increase in the stand-by power since the inverse of the so-
called subthreshold slope appears limited to 60 mV/dec at
room temperature. At present, this is considered as an impor-
tant roadblock for the transistor scaling down.1 Recently
Salahuddin and Datta2 have suggested that the 60 mV/dec
limit can be overcome in ferroelectric FETs as the sketched
in Fig. 1. These FETs has a long history as candidates for
nondestructive readout memory elements.3 The idea of
Salahuddin and Datta is to exploit a negative capacitance
regime of the ferroelectric in which the surface potential of
the semiconductor Vs is up-converted and therefore the so-
called body factor of the transistor mVs /Vg−1, where
Vg is the gate potential, becomes smaller than one.
The physics behind this negative capacitance regime is
associated to depolarizing field effects, i.e., the electric field
that accompanies the polarization of the finite-size ferro-
electric. As a result of this field, there is a shift in ferroelec-
tric transition point and the ferroelectric can operate in its
otherwise unstable paraelectric state. What is more, in such
a state, the voltage drop V through the ferroelectric de-
creases by increasing the gate voltage. This yields the desired
amplification, since the changes in the surface potential Vs
are then larger than the ones in the gate voltage Vg=V
+Vs. This possibility is explained in Fig. 2. Here we plot the
load line Q=CsVs=CsVg−V, where Q and Cs are the
charge and the semiconductor capacitance, respectively, and
the QV characteristic of the ferroelectric. The slope of
this later is always positive if the ferroelectric is well inside
its paraelectric phase Fig. 2a and therefore the intersec-
tion between this function and the load line shifts toward
higher voltages if the gate voltage is increased. The ferro-
electric then behaves as the conventional oxide in the FET.
However, when the ferroelectric QV characteristic ac-
quires its S-shaped form, its slope is negative for V=0
Figs. 2b and 2c. This happens below the nominal tran-
sition temperature of the ferroelectric see below. If such a
slope is more negative than −Cs Fig. 2b, then the inter-
section with the load line shifts toward lower voltages as the
gate voltage increases. This means that the surface potential
is enhanced as we have explained before, which can associ-
ated with a negative-capacitance behavior of the ferroelec-
tric. If the ferroelectric QV characteristic gets sufficiently
flat for low voltages then there appears three points of inter-
section with the load line Fig. 2c, from which only the
marked with dots correspond to stable states for the ferro-
electric now in its ferroelectric state. The voltage amplifi-
cation holds until these points shift again toward higher val-
ues if the gate voltage is increased as shown in Fig. 2c.
This eventually translates into hysteresis loops for gate volt-
ages varying cyclically from positive to negative.
According to these reasonings, the maximum amplifica-
tion of the gate potential is expected to be limited by the
eventual transition into the ferroelectric state. Salahuddin
and Datta have tacitly assumed that this transition implies the
single-domain state in which the spontaneous polarization is
uniform through the ferroelectric. The actual situation, how-
ever, can be far more subtle. As a result of the depolarizing
field the ferroelectric instability is generally equivalent to the
appearance of multidomain ferroelectricity in which the po-
larization varies in space, with transition temperature shifts
rather different from the assumed by Salahuddin and Datta.4
The aim of this paper is to show that the negative capaci-
tance regime then gets saturated, which puts severe limits to
the maximum amplification of the gate voltage that can be
obtained in ferroelectric FETs.
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FIG. 1. Color online Schematic cross section of a ferroelectric FET left
and equivalent circuit for the metal/ferroelectric/semiconductor stack right.
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To obtain the response of the FET to the applied voltage
we follow the Landau-type approach described in Ref. 4. On
one hand, the behavior of the ferroelectric is described by the
equations
aP + bP3 − c2P = − zV , 1a
x
2 + y
2 + 0z
2V − zP = 0. 1b
Here P is the distribution of polarization along the ferroelec-
tric z-axis and V the electrostatic potential in the ferroelec-
tric. Equation 1a, which can be derived from a Ginzburg–
Landau–Devonshire free energy, represents the constitutive
equation for the ferroelectric whose electrostatics, as follows
from Maxwell’s equations, is eventually determined by Eq.
1b. The instability that gives rise to ferroelectricity is de-
scribed by the vanishing of the coefficient a=aT−Tc
0 as
usual, where Tc
0 is the nominal transition temperature in the
absence of depolarizing field while the rest of coefficients
are assumed to be positive constants. We thus assume a
second-order continuous phase transition, which a priori is
the most favorable scenario for the amplification of the FET
gate voltage. On the other hand, the semiconductor is as-
sumed to be undoped or lightly doped operating within its
subthreshold regime as in Ref. 2. Thus, its mobile carrier
density can be neglected and we simply have the equation
2Vs=0 for the electrostatic potential in the semiconductor.
At the ferroelectric-semiconductor interface these quantities
have to satisfy the electrostatic matching conditions V=Vs
and 0zV− P=szVs, where s is the dielectric constant of
the semiconductor.5 In addition, we have the boundary con-
ditions V=Vg at the gate and Vs=0 in the semiconductor
beyond its depletion layer see Fig. 1. Vg is assumed to be
below the FET threshold voltage in the following.
As long as the ferroelectric stays in its paraelectric phase
the body factor of the FET is given by
m = 1 +
s
1 + 0a
l
w
a . 2
Here l and w represent the thickness of the ferroelectric and
the width of the semiconductor depletion layer, respectively.
Noting that 0a1 in the vicinity of the ferroelectric insta-
bility one obtains m	1+sal /w=1+Cs /CFE, where Cs
=s /w and CFE=1 / al, which is the result reported by
Salahuddin and Datta.2 The desired up-conversion of the sur-
face potential is obtained if the body factor is m1. This is
possible if the bare polarization stiffness a gets negative and
hence the ferroelectric can act as a negative capacitance
CFE0. If depolarizing fields were totally screened, that
would mean the instability of the paraelectric phase with
respect the spontaneous polarization of the system. This po-
larization, however, is accompanied with some depolarizing
field in the FET, which produces an increase in the polariza-
tion stiffness. In consequence, the ferroelectric can remain in
its paraelectric phase even if the bare stiffness is a0. In
fact, the ferroelectric can be proven to be stable with respect
to uniform distributions of polarization up to the point
a=−1 / 0+sl /w where the expression 2 for the body
factor would give zero. This point, however, generally does
not correspond to the transition point in the ferroelectric FET
as we show in the following.
The actual phase transition point is determined by the
point at which the Eqs. 1a and 1b have their first non-
trivial solution P0 for Vg=0. This can be found by
following the general procedure outlined in Ref. 4. For
the FET geometry and the typical values for the depletion
width of lightly doped semiconductors w	0.1–1 m,
such a solution corresponds to a polarization wave
P0x ,z= p0 coskxxcoskzz, with kz= /2l and kx
= c−1/4 /2l1/2, and appears at
ac 
 − c


l
. 3
The parameters entering in this expression can be estimated
as  /0	1–100 and c	dat
2 /0, where dat is the character-
istic atomic distance c	10−9–10−11 J m3 /C2, see e.g., Ref.
6. In the FET setups w, ldat, and consequently aca. So,
in fact, much before the paraelectric phase can get unstable
with respect to the uniform polarization, the ferroelectric
transits into its multidomain ferroelectric phase at ac. At
this point, the body factor in Eq. 2 takes the value
mmin 
 1 −
s

c
w
, 4
which we anticipate to be the minimum obtainable in the
ferroelectric FET. It is worth noting that mmin depends on
material parameters of both the semiconductor and the ferro-
electric but not on the thickness of this later. The above
numbers give mmin	0.99 only, though this could be further
reduced to 	0.7 considering the state-of-the-art semiconduc-
tor capacitance Cs=0.1 F /m2 which however requires
strong doping and therefore is beyond our model.
As we have mentioned, the expression 2 for the body
factor is valid as long as the ferroelectric stays in its
paraelectric phase. That is, for a	ac. To obtain the corre-
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FIG. 2. Color online Sequence of possible states in the ferroelectric FET and geometrical determination of the bias point: a and b paraelectric states,
and c hysteretic ferroelectric state. In b the negative capacitance regime with the step-up conversion of the surface potential is achieved.
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sponding expression for a
ac it is important to take into
account that there is a nonzero background polarization in
the ferroelectric. Close to the transition point such a polar-
ization is well described by the polarization wave P0 found
before and, to our purposes, higher harmonics can be ne-
glected. Within this approximation the amplitude of the po-
larization wave is p0 4 /3a−ac /b. Furthermore we
express the total polarization as Ptot= P0x ,z+P, where P
is due to the applied gate voltage, and linearize the equations
with respect to this quantity Ptot
3 
P0
3+3P0
2P. We then ob-
tain the body factor
m 
 1 + s
l
w
ac + 13 a − ac . 5
As we see, the body factor in fact increases once the ferro-
electric enters in its multidomain ferroelectric phase. This
hardening results from the cubic P3 term that eventually sta-
bilizes the system. Nevertheless, the ferroelectric stays in the
negative capacitance regime for some range of temperatures
below the transition point. The precise computation of this
range requires to go beyond the single harmonic approxima-
tion to describe properly the evolution of the ferroelectric
ground state, which is beyond the scope of the present work.
It is worth mentioning that the negative capacitance regime
in the multidomain ferroelectric phase also manifests in the
unusual hysteresis loops with negative slopes described in
Ref. 7 to rationalize experimental data on ferroelectric thin
films.8 The behavior of the body factor is illustrated in Fig. 3
as a function of the control parameter a. The maximum am-
plification of the gate voltage corresponds to Eq. 4 at the
transition point ac. We note that, in order to obtain a signifi-
cant gain, the semiconductor capacitance should be engi-
neered to be Cs=  /c / per surface area. This design rule
is independent of the ferroelectric thickness. Such a thick-
ness simply sets the amplification window that, for practical
purposes, has to be tuned about room temperature. In a mul-
tidomain scenario the gradient coefficient c plays a more
important role, giving the above design rule in sharp contrast
the reported in Ref. 2.
In conclusion, we have shown that appearance of multi-
domain ferroelectricity may substantially limit the maximum
voltage amplification expected in ferroelectric FETs.
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FIG. 3. Color online Schematic behavior of the ferroelectric FET body
factor m as a function of the control parameter a=aT−Tc
0: blue color
online ignoring nonuniform distributions of polarization red color online
taking into account multidomain ferroelectricity. Since ferroelectricity is ex-
pected in a multidomain state, m remains finite with its minimum at the
corresponding transition point ac. Otherwise it could be downed to zero at
the paraelectric↔uniform ferroelectric transition point a.
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